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Abstract—Envelope tracking (ET) is a promising power am-
plifier (PA) architecture for current and future communications
systems, that uses dynamic modulation of the supply voltage to
provide high efficiency and potentially very wide bandwidth over
a large dynamic range of output power. The dynamic nature
of the supply voltage can lead to a problematic variation in
transistor gain however, particularly in GaN HEMTs. This paper
describes and analyses this behaviour and the detrimental effect
it can have on ET PAs. Contributing factors and origins of gain
variation are described in detail along with how, for the first
time, meaningful comparisons can be made between different
devices. Using these guidelines, gain variation is shown to be
a widespread issue effecting most GaN HEMTs presented in
literature. To allow an analysis of the intrinsic device behaviour,
an extended transistor model is developed that takes the effect
of gate and source field plates into account. This model is
refined using measurement data and used to demonstrate the
fact that the parasitic gate-drain capacitance (CGD) is the main
contributor to the small-signal gain variation; a significant part
of the overall gain variation. Based on this knowledge, possible
strategies to reduce gain variation at the transistor technology
level are proposed, allowing the optimisation of GaN HEMTs
specifically for ET PAs. One identified strategy involves reducing
the length of the gate field plate, and is shown to be a viable
approach to reduce the gain variation in GaN HEMTs, albeit at
an increased RF/dc dispersion.
Index Terms—Broadband, envelope tracking, HEMTs, power
amplifiers, transistor technology.
I. INTRODUCTION
MODERN wireless communication standards utilise sig-nals with high peak to average power ratio (PAPR) and
increasing bandwidth to accommodate the growing demand
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for high data rates. This, in turn, increases the demands
placed upon the power amplifier (PA) as it is still expected
to operate linearly and at high efficiency over a wide dynamic
range. To achieve these goals, PA architectures such as En-
velope Tracking (ET), Doherty and out-phasing have been,
and continue to be developed [1]–[3]. In ET architectures, the
power amplifier is kept in an efficient state of operation by
modulating its supply voltage using a dynamic power supply.
As a result of this, the transistor is not operated at a fixed
supply voltage as in a conventional PA, but over a range of
supply voltages. The implications of this have been explored
[4], [5] where transistor technologies are compared in terms
of suitability for ET. One issue that has been identified is
the variation of the transistor’s gain, both small-signal and
large signal, with a changing supply voltage. Although GaN
HEMTs are generally accepted as one of the most promising
transistor technologies for broadband power amplifiers in most
established and emerging communication frequency bands, it
has been shown [5] that, depending on the technology, they
can exhibit different and significant degrees of gain variation.
While [5] compares device technologies and mentions a wide
range of gain variation in different devices, this paper will
focus on the characterisation, impact and origins of gain
variation itself. For clarity, while a transistor’s gain depends
on many factors, such as applied voltages, temperature and
bias, for this paper, the term gain variation is used to describe
only the supply voltage dependent gain variation.
Section II describes gain variation, ways to characterise it
and comparisons of gain variation in literature. In Section III,
the impact of gain variation on ET PAs will be discussed, and
its physical origin will be analysed in Section IV. Based on
this analysis, the possibility to optimise GaN HEMTs for ET
PAs will be considered in Section V.
Unless specified otherwise, the measurements presented in
this paper are of a GaN-on-Si HEMT with a gate length (Lg)
of 0.25 µm, a gate width of 250 µm, a barrier thickness of
30 nm. The drain-source separation is 7 µm and the gate-
source separation is 2 µm. The power density is 6 W/mm and
it has gate and source field plates. All load-pull and large signal
measurements are conducted statically, using CW excitation,
at device die level, in a probe station at 1 GHz and in a class
F environment with second and third harmonic impedances
controlled by an active load-pull system. The S-parameter, IV
and gm measurements are all conducted statically.
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Fig. 1. Measured gain (dotted lines) and power added efficiency (solid lines)
over output power characteristics of a GaN HEMT for different supply volt-
ages and with a different fundamental load impedances: (a) Z1 =121+j*51 Ω
and (b) Z2 =265+j*84 Ω
II. GAIN VARIATION
In an ideal transistor, the gain is independent of the supply
voltage VD. It has been shown that this is necessary to achieve
ideal envelope tracking where a change in supply voltage does
not change the PA’s behaviour, other than to increase efficiency
[4]. In real transistors however, the gain does change with the
supply voltage, the degree of which depending upon transistor
type and technology [6]. To be able to evaluate the effect
of gain variation, gain variation itself has to be defined and
measurable, and there are multiple challenges in doing this.
As gain variation changes with load impedance, gate bias and
the input match, these challenges need to be discussed in more
detail.
The first challenge in characterising gain variation is its
dependence on the load impedance, as demonstrated in Fig. 1.
At these two different load impedances, the gain variation
changes significantly. This becomes even more problematic
when looking at a wider range of load impedances, see
Fig. 2. The figure shows that the gain variation due to a
supply voltage change is between 6 and 13 dB for a GaN
HEMT device depending on the load impedance. As the
impedances for highest output power and highest efficiency
are not the same, the designer has to choose. Usually, the
targeted impedance is between the two maxima, providing a
reasonable trade-off between power and efficiency. The gain
variation at this choice of Zopt is therefore considered to be the
relevant. This stipulation leads to two further issues however.
Firstly, it makes characterising gain variation subjective, as
the trade-off between power and efficiency depends on the
system requirements and is ultimately subject to design choice.
Secondly, despite being an effect that is entirely observable in
small-signal measurements, true gain variation can only be
evaluated comprehensively in conjunction with large signal
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Fig. 2. Contours showing the difference in gain in dB between supply voltages
of 30 V and of 10 V of a GaN-on-Si HEMT at 1 GHz. Grey dots represent
measured impedances, stars show the impedances for maximum efficiency and
power at 10 V and 30 V. All measurements conducted under CW excitation,
gain averaged over power levels
measurements that provide power and efficiency information
under representative operational conditions. This is further
illustrated in Fig. 1(a) and Fig. 1(b), where the gain variation
is compared for two load impedances, Z1 =122+j*51 Ω (the
point of the lowest gain variation) and Z2 =265+j*84 Ω
(an impedance offering a good trade off between efficiency
and output power). The figures show that the gain variation,
output power and efficiency achieved for Z1 and Z2 differ
significantly, emphasising the necessity of large signal mea-
surements.
Additionally, quiescent current and gm also depend on the
supply voltage, as shown in Fig. 3(a). This leads to a change
in the threshold voltage and thus a change in conduction angle
and ultimately the class of operation for a PA, when the gate
voltage remains fixed. As both class AB and class C have a
non-linear gain [7], [8], this will lead to a gain that changes
with input power. This can be observed in the gain curves in
Fig. 1, where the gain can be seen to slowly drop for supply
voltages of 20 V, 25 V and 30 V, stays nearly constant up to
the compression point for the 15 V case and, for the 10 V case,
increases with increasing input power, and then drops once
compression is reached. As this AM/AM behaviour would
not be clearly discernible in small-signal measurements, it
reinforces the fact that large signal measurements are required
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Fig. 3. Measured static transconductance and transfer characteristics; (a) gm
vs. ID and (b) ID vs VGS of a GaN HEMT for different supply voltages
REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER 3
                 
 , Q S X W  3 R Z H U  L Q  G % P
    
    
    
    
    
    
    
    
    
 6 1
1 
 L Q
  G
 %
    9
    9
    9
    9
    9
Fig. 4. Measured S11 of a GaN HEMT for different supply voltages and
increasing input powers for a load impedance of Z2 =265+j*84 Ω
for full characterisation of gain variation under representative
conditions.
A third challenge in characterising gain variation is the
impact of the transistor input impedance. In a typical transistor
measurement, gain variation is typically shown as either the
variation in transducer gain or power gain. If the transistor
input impedance is constant, the two parameters will vary
in the same way with the difference between transducer gain
and available gain remaining constant. As CGS changes with
VDS [9], [10] and with VGS [10], the input impedance of
the transistor can be expected to change with both supply
voltage and input power, see Fig. 4. These measurements
show that the input impedance for different values of VDS
is significantly different at low and high input powers, and
that this difference decreases with increasing drive level where
the input impedances begin to converge. The change in input
impedance with supply voltage and input power therefore
means that the difference between power gain and transducer
gain changes.
The last issue considered here is the fact that the variation
depends on the supply voltage range. In Fig. 1(a), the gain
can be seen to drop by 1.5 dB when reducing the supply
voltage from 30 V to 20 V. When reduced further, the gain
drops dramatically. In ET, the desired supply voltage range
depends on the PAPR of the modulation used. Preferably, the
transistor would be able to operate over a voltage range that is
a few dB higher than the PAPR of the target signal to ensure
the PA can operate efficiently most of them time.
To enable a meaningful comparison in spite of all of the
above-mentioned issues, a set of guidelines is proposed for
gain variation characterisation. The transistor needs to be:
1) Matched to an impedance that provides a good trade-off
between power and efficiency
2) Biased for flat gain at the lowest considered supply
voltage, gain compared at 1 dB compression for all
supply voltages
3) Matched on the input for PAs, in which case transducer
gain should be compared, whereas in load-pull measure-
ments the power gain should be compared
This list with its partially subjective criteria demonstrates that
evaluating gain variation is not a straightforward and simple
task. However, based on these criteria, the gain variation of
a number of GaN HEMTs described in literature is evaluated
to establish its prevalence. This comparison is based on the
established criteria, and assumes that the ET PAs presented
in literature are matched for a trade-off between power and
efficiency. Table I compares a wide range of different tech-
nology manufacturers and shows that most devices exhibit
strong gain variation, demonstrating that gain variation is a
wide spread phenomena for a wide variety of devices. As the
different devices are measured over different voltage ranges,
the voltage range needs to be considered carefully for a
meaningful comparison.
Voltage normalised Gain Variation = Gain Variation (dB)
Voltage Range (dB)
(1)
Equation (1) shows a straight forward way of achieving this.
The closer the values of the voltage normalised gain variation
are to zero, the lower the impact of supply voltage on gain in
the chosen voltage range.
III. IMPACT ON ENVELOPE TRACKING PAS
While gain variation is not trivial to characterise and com-
pare, it’s effects and the impact they have are more easily
described. In PAs, gain manifests itself obviously in two
measured characteristics, power added efficiency (PAE) and
the AM/AM distortion. It has been shown that high gain
variation reduces a transistor’s usable supply voltage range
[11], [17], limiting its usefulness within an ET application for
high PAPR signals. Gain has a direct effect on PAE as shown
in (2)
PAE = Pout−Pin
Pdc
= Pout
Pdc
· (1− 1
G
) (2)
where G is the linear transducer gain. With G in the de-
nominator, a low gain will clearly limit the PAE of the
PA. If the gain drops with the applied supply voltage in
envelope tracking PAs, the PAE will decrease for lower supply
voltages. This is particularly relevant for ET PAs for modern
communication standards with associated high PAPR signals,
where the probability of the signal being of low magnitude and
the supply voltage being low as a consequence, is high. This
means that to achieve a high PAE for an ET PA over the whole
output power range, a reasonable gain at all supply voltages is
essential. The maximum frequency at which the transistor can
be used with an acceptable efficiency is thus reduced by gain
variation to a degree dependent on the targeted supply voltage
range and the behaviour of the gain variation over that range.
Another impact of gain variation is an increase in AM/AM
distortion when the supply voltage is modulated. As envelope
tracking reduces the supply voltage at lower output powers to
increase the efficiency of the PA, it places the transistor into
an operational environment where its gain is reduced. If, for
example, the degree of compression the PA is driven into is
kept below 3 dB, any gain variation of more than 3 dB will
appear as AM/AM distortion. A small amount of gain variation
can be beneficial in reducing AM/AM distortion if the PA is
operated in a slightly compressed state [6].
Gain variation is also the source of problems that do
not impact the PA itself, but the ET PA as a whole by
restricting the possible shaping functions. Shaping functions
relate the applied dynamic supply voltage to the instantaneous
magnitude of the modulated input envelope [18]. The most
common shaping functions [2] all depend on the transistor’s
behaviour being insensitive to a change in supply voltage
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TABLE I
COMPARISON OF GAIN VARIATION IN GAN HEMTS
Transistor / Process Technology Voltage Range Gain Variation Voltage normalised Gain Variation Reference
Wolfspeed CGH40010F GaN-on-SiC 16 - 28 V, 5 dB 4 dB 0.8 [6]
- ” - - ” - 10 - 28 V, 9 dB 7 dB 0.78 [11]
MACOM NPT1012 GaN-on-Si 14 - 28 V, 6 dB 2 dB 0.33 [12]
MACOM NPTB00004 - ” - 12 - 28 V, 7 dB 2 dB 0.29 [13]
FBH GaN-on-SiC 7.5 - 40 V, 15 dB 7.5 dB 0.5 [14]
Qorvo GaN-on-SiC 10 - 20 V, 6 dB 8 dB 1.3 [15]
RFMD/Qorvo RF3934 GaN 15 - 60 V, 12 dB 4 dB 0.33 [16]
This work GaN-on-Si 10 - 30 V, 10 dB 7-9 dB 0.7-0.9 Fig. 1(b), Fig. 17(b)
[4] and typically track the point of highest efficiency, or
attempt to trade-off efficiency and linearity [11], [18] and
result in a trajectory of supply voltage versus input power or
input voltage magnitude [2], [19]. If the gain varies strongly,
the input power necessary for high efficiency operation can
become decoupled from, and almost independent of the supply
voltage. To demonstrate this, PAE is plotted vs. input power
in Fig. 5(a), as opposed to the usual way of plotting of PAE
vs. output power, where the effect is not visible, see Fig. 5(b).
Fig. 5 also shows the supply voltage profile in solid black
lines, that yields the maximum PAE, both as a function of
input and output power. The profile shown in Fig. 5 would
usually be the foundation for a shaping function. As the
measurements were conducted using only a limited number
of discrete static supply voltages, the resulting resolution in
the required voltage profile is very coarse, but sufficiently
detailed to identify the required trend. In Fig. 5(b), where the
required drain voltage for maximum efficiency is plotted vs.
output power, the shaping function follows the familiar trend
presented in literature [2], [11], [19]. When plotted vs. input
power however, the shaping function in Fig. 5(a) is very
different; remaining at a low supply voltages for most of the
dynamic range and then rises sharply, close to the maximum
input power, as shown in [17, Fig. 4]. This is completely due
to the gain variation in the measured device, and shows that
the maximum efficiency at different output power levels is
achieved by fixing the input power and varying the supply
voltage.
In this case, interestingly, the ET PA would be a hybrid
structure, operating between ET and envelope elimination and
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Fig. 5. Measured power added efficiencies for different supply voltages and
the supply voltage trajectory giving the maximum PAE (solid black, symbol-
less lines), (a) over input power and (b) over output power
restoration (EER); varying the input power at a fixed supply
voltage to control the output power in the low power region,
and then varying the supply voltage at a fixed input power to
control the output power in the high power region. This opera-
tion as an EER PA increases the accuracy requirements of the
output voltage generated by the dynamic power supply, since
the supply voltage is now the decisive factor in controlling the
output power magnitude, and not the input power.
The measurements were conducted in a static and CW en-
vironment. Using static measurements to extrapolate dynamic
operation has been shown to be a good starting point for
predicting behaviour [11], [15], but can be limited, especially
for GaN HEMT devices exhibiting trapping behaviour and
thermal memory. In such devices, behaviour can be expected to
change during dynamic, modulated operation [14], [20], [21],
further impacting the gain variation. In order to understand
the fundamental mechanisms behind gain variation, in this
paper, the analysis will be conducted using exclusively static
measurements.
IV. ON THE ORIGIN OF SMALL-SIGNAL GAIN VARIATION
As discussed in Section II, gain variation has more than
one source, and can be caused by a number of things,
including input mismatch, gate bias point variation and the
supply voltage dependence of the transistors small-signal gain.
To limit the number of variables during analysis, small-
signal measurements are conducted where both the input
impedance and the gate bias point are held constant. Under
these measurement conditions, gain variation can be observed,
even at low drive levels, as shown in Fig. 1, it follows
that this is an effect that should be present in small-signal
measurements. To focus on small-signal measurements alone
however means that, in addition to the input mismatch and gate
bias point variation, some large signal effects such as thermal
and trapping memory effects may be neglected. The small-
signal S-parameter measurements conducted over a range of
supply voltages however, do demonstrate that small-signal
modelling with a static response main current source can
be useful in identifying major contributors to overall gain
variation. The transistor was biased at a quiescent drain current
of 60 mA which was maintained for all supply voltages. At
this bias point, the gm slightly increases with decreasing supply
voltage, see Fig. 3. From the measured S-parameters, current
gain, maximum stable gain and maximum available gain are
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extracted. Fig. 6 shows that the maximum stable gain drops by
around 6 dB and fmax, defined as the frequency where MSG
reaches 0 dB, drops by 30% from 18.2 GHz to 12.7 GHz when
reducing the supply voltage from 30 V to 5 V. It also shows
that the gain does not reduce linearly; the MAG/MSG curves
for 5 V, 10 V and 15 V are close to identical. The biggest
drop in MAG/MSG happens between 20 V and 15 V. This
demonstrates that small-signal analysis can be used to describe
a significant contributor to the gain variation as described in
Section II. While the power gain increases with supply voltage,
the current gain decreases resulting in fT decreasing by about
35% from 8.2 GHz to 5.2 GHz.
The small-signal gain variation is observable in the fre-
quency range up to 8 GHz where the maximum available gain
is not defined due to the stability factor K being less than
unity [22]. Therefore, the analysis can be conducted using the
maximum stable gain with its simpler definition (4).
GMSG =
|S21|
|S12|
(3)
GMSG only considers gain and isolation, allowing the simpli-
fication of the problem. By applying the conversions in [23],
this can be rewritten as
GMSG =
|Y21|
|Y12|
(4)
From [24] the two parameters |Y21| and |Y12| are known
to be associated with ZGD and gm in an intrinsic transistor.
In the more complex transistor model using series and shunt
capacitors, the GMSG is influenced by additional elements,
but as all the non-linear elements, except for RS and RD
are intrinsic to the transistor, the model is suitable to be
used to establish the origin of small-signal gain variation.
The measurements in Fig. 6 show a large change in GMSG
between 20 V and 15 V, which means that at least one of
these parameters needs to change significantly over the same
range. To establish the behaviour over a range of VDD, CGD
and gm values need to be extracted for the different voltages
used.
To model AlGaN/GaN HEMTs that use both gate and
source field plates [27] to mitigate trapping effects, small-
signal circuit models need to accommodate this complexity
if they are to be useful in describing the transistor properly
[28]. In the case of the transistor measured for this paper, both
gate and source field plates are present, see Fig. 7. In this case,
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Fig. 6. Measured extrinsic maximum stable gain/maximum available gain
(MSG/MAG) (solid lines) and current gain |h21| (dotted lines) of a GaN
HEMT for different supply voltages
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plate, elements visible in Fig. 7 are enclosed in the dotted rectangle, non-linear
components that change with applied voltages are marked with an arrow
the commonly used small-signal equivalent circuit model [26]
needs to be extended, combining the topologies for transistors
with field plates in [28] resulting in the model shown in Fig. 8.
In order to extract values from measurement data, the
“cold”, i.e. at VD = 0 V, open and short S-parameters are
measured in addition to the measurements for different supply
voltages shown earlier. The extrinsic parameters are fitted to
the passive “cold”-FET measurement data, supplemented with
the other measurements, in a similar way to the approaches
used in [29]–[31]. By incorporating as much measurement
data as possible and basing the initial values on the device
geometry, the risk of non-physical values was mitigated.
Transconductance gm has been measured, see Fig. 3 and RS
and RD were estimated from the sheet resistance and the port
separations. As the measurements were conducted under iso-
thermal and iso-current conditions, the non-linearities of the
source resistance RS [32], [33] can be neglected. As the drain
voltage changes the length of the depletion region [25], RD
also changes with supply voltage. The resulting values were
iteratively fitted until simulation and measurement lined up
sufficiently. Fig. 8 uses red arrows to show which values are
constant for all measurements and which change with supply
voltage. S-parameter simulation results based on the model
are close to the measurements for all extreme cases; forward
and reverse biased at VD = 0 V, as well as at the lowest
and highest supply voltage of VD = 10 V and VD = 30 V,
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Fig. 9. Comparison of modelled (crosses, light colours) and measured (circles,
dark colours) extrinsic device S-parameters from 0.1 GHz to 30 GHz for (a)
VD = 0 V, forward biased, (b) VD = 0 V, pinched off, (c) operation at
VD = 5 V, ID = 60 mA and (d) operation at VD = 30 V, ID = 60 mA
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selected bias point for large signal measurements (dotted line, vertical)
respectively, see Fig. 9.
A. Role of the transconductance gm
From Fig. 3, we know that gm has little dispersion for low
currents and diverges as soon as the current reaches 10 mA.
For higher currents, the gm curves diverge significantly for
different supply voltages, with gm decreasing for increasing
supply voltages, reaching peak gm earlier and at lower values.
This decrease in gm can be attributed to self-heating of the
transistor and the associated effects on the channel [34]. For
higher drain currents, gm drops at approximately the same
rate for all supply voltages. In typical PAs, the gate voltage
is constant. As in this case, the pinch-off voltage changes
with supply voltage, the drain current curve and thus gm shift
negatively with increasing supply voltage, see Fig. 10.
The bias point for the large signal measurements in the
previous figures (1,2,4,5) has been chosen to give a somewhat
flat gain at the lowest supply voltage, VGG = -5.4 V. Fig. 10
shows that in this case, the gm values are grouped closely
between 15 V and 30 V. The measurements show therefore
that the gain changes significantly, see Fig. 1, while gm stays
close to constant. This demonstrates that gm can be ruled
out as the main contributor to the gain variation observed in
the low power range of the large signal measurements. As
power levels increase, the gate voltage moves into regions
where gm is significantly larger for lower supply voltages, see
Fig. 10. In this region, the gain variation slightly reduces as
the transistor is first moving towards class B and then entering
soft compression.
Fig. 10 shows the relationship between gate bias and gm
for the measured GaN HEMT. The measurement based model
is fully parametrised and can be used to adjust gm, allowing
exploration of different bias points in the simulation. To
explore this further, model predictions at two gate bias voltages
are compared with measurements at a constant drain current of
60 mA, and are shown in Fig. 11: Firstly, a gate bias voltage
of VGG = -4.8 V where the gm values are close together for
V ≥ 10 V. This bias point is chosen to minimise the variation
of gm to determine whether a reduced variation in gm reduces
the variation in fmax. Secondly, the bias point VGG = -5.4 V
was chosen as it emulates the bias conditions used for the
large signal measurement. The simulation results show that in
the case of VGG = -4.8 V, fmax changes dramatically despite
the relatively small variation in gm. At VGG = -5.4 V, the
bias point corresponding to the large signal measurement,
gm is close to constant from 15 V to 30 V, whereas fmax
doubles over the same voltage range. The simulation results
demonstrate that, while the gate bias voltage can be used to
change fmax, it has a limited influence on the variation of fmax.
Even the large change from -5.4 V to the bias point of the
measurement at around -4.2 V only leads to small changes in
the variation of overall fmax for drain voltages above 10 V;
while the fmax trajectory can be moved up and down by
the gate bias, it’s supply voltage dependent behaviour stays
constant. Interestingly, this shows that the source of the small-
signal gain variation is to be found elsewhere, and not in the
supply voltage dependence of gm.
B. Role of the feedback capacitance CGD
Using the same extraction process that resulted in the
data shown in Fig. 9 and the measurements with a constant
drain current of ID = 60 mA, the supply voltage dependent
values for CGD can be obtained, as shown in Fig. 12. The
feedback capacitance CGD increases significantly when the
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Fig. 11. Comparison of fmax and gm of the measurement with constant drain
current and the simulation for two gate bias voltages, -4.8 V and -5.4 V
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Fig. 12. Extracted gate-drain capacitance CGD and measured transconduc-
tance gm and maximum oscillation frequency fmax versus supply voltage
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Fig. 13. Extracted gate drain capacitance CGD and gate source capacitance
CGS versus supply voltage
supply voltage is reduced, its value changes most dramatically
between 15 V and 20 V, which is consistent with the drop in
gain. The drop in fmax is mitigated by the increasing gm so that
it stays almost constant between 5 V and 15 V. This indicates
that CGD is a major contributor to small-signal gain variation
and thus a contributor to overall gain variation.
By using the same small-signal model of the transistor, it
is possible to manipulate CGD in order to explore the effect,
and to verify the assumption that CGD is one of the main
contributors to small-signal gain variation. To demonstrate
this, the supply voltage dependent behaviour of CGD is ar-
tificially modified while all other parameters of the model
are left unchanged, including gm which is kept identical to
the measured gm. This purely theoretical approach allows
something impossible in reality, namely the adjustment of
individual parameters that are not adjustable in isolation in
real devices where CGD and CGS are closely interrelated, with
one increasing while the other decreases, see Fig. 13, which is
consistent with the behaviour reported in literature [9], [35].
Clearly, this artificial adjustment of one value in a system
with many interdependent variables will lead to results that
need to be treated with care and are only valid over a certain
range. In this case, the most interesting parameter is the gain,
particularly the MSG, in the region up to 6 GHz, where the ET
PA will be used. From (4), the impact of CGS on the MSG is
known to be small, therefore a change in CGD with a static CGS
will yield a sufficient approximation for the MSG while the
values obtained for the MAG and fmax will not be meaningful
as they depend on CGS.
This approach allows the exploration of the impact of
different shapes of the CGD profile. One obvious shape is
the one needed for minimal small-signal gain variation with
supply voltage, as shown in Fig. 14(a). The second CGD
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Fig. 15. Comparison of extracted CGD and CGD modified to represent a CGD
curve shifted to start increasing at lower voltages: (a) Simulated MSG/MAG
in dB for extracted (dotted line) and modified (solid line) for different supply
voltages and (b) comparison of the two CGD shapes versus supply voltage
profile represents a CGD which exhibits changes similar to
the original case, but starting at a lower supply voltage, see
Fig. 15. This leads to a gain that decreases with supply voltage
but more gradually than in the original case. This behaviour
is representative of the transistors with low gain variation
shown in table I. The ability to change the small-signal gain
variation by independently and exclusively changing CGD
further demonstrates that CGD is the leading source of the
observed small-signal gain variation in GaN HEMTs.
Using TCAD, a semiconductor device modelling tool, the
behaviour of CGD versus supply voltage is simulated. The
simulation results of a GaN HEMT with and without gate
field plates shows that the gate field plate is the cause for the
plateauing of CGD in GaN HEMTs, see Fig. 16. This is also
reported in literature; gate field plates lead to a plateau in CGD
versus supply voltage in [25], compared to HEMT devices
with no field plates [35] which do not show the same plateau
behaviour. The authors of [25] separate the change in CGD into
two ranges [25]; the first where the depletion region changes
exclusively laterally with CGD increasing close to linearly, and
the second where the depletion region additionally changes
vertically, increasing the carrier concentration and thus leading
to a significant increase in CGD. From the presented analysis
and simulation results, it is clear that this increase is a major
cause of small-signal gain variation with supply voltage.
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CGD Plateau
Fig. 16. TCAD simulation results of CGD of a GaN HEMT with a gate
field plate length of 1 µm, 0.5 µm and with no gate field plate versus supply
voltage at VGS = -5 V, CGD plateau is labelled in blue
V. OPTIMISATION OF GAN HEMTS FOR ET PAS
One major source of gain variation, has been shown to be
the gate field plate, but as field plates are crucial in reducing
RF/dc dispersion [27], [36], removing them does not appear
to be an option. RF/dc dispersion, or knee-walkout, is the
general term given to differences between static or slowly
pulsed dc-IV characteristics and their dynamic equivalents
that are revealed during large signal CW RF excitation or
high frequency pulsed dc-IV. This phenomena occurs as a
result of trapping effects that lead to an increase of the,
now dynamic, on-resistance. In RF PAs, this effect limits
achievable RF performance, and is discernible as the knee
region expanding with increasing supply voltage. This increase
in RF/dc dispersion leads to reduced efficiency, power and
linearity and is therefore undesirable [27], [36]. Reducing the
dimension of the field plate will increase the RF/dc dispersion
[27] but reduce the variation of CGD as demonstrated in the
TCAD simulations in Fig. 16. To verify this assumption, two
GaN-on-Si HEMTs, identical in all parameters but the length
of the gate field plate, are fabricated, measured and compared
under the identical bias, drive and harmonic load conditions,
see Fig. 17. The measurements show that while power levels
and efficiencies are comparable, the behaviour of the gain
changes, particularly as the supply voltages decrease. The gain
at 10 V and 15 V increase by 2 dB to 3 dB over the full power
range, reducing the gain variation as defined in Section II
by 2 dB. This increase in gain for low supply voltages also
shows in the PAE, the maximum PAE at 10 V increased by
about 5%. As expected, this comes at the cost of increased
RF/dc dispersion, see Fig. 18, as the electric field increases
and, with it, trapping effects. The knee voltage is higher for
all supply voltages and increases more with increasing supply
voltage. While this does not significantly effect the efficiency
measurements for higher supply voltages, the linearity will be
impacted by the increased knee region interaction, the degree
of which will be determined in future research. For modern
communications standards with high peak-to-average power
ratios, ET PAs will tend to operate at lower supply voltages
anyway, so a higher RF/dc dispersion may be preferable to
high gain variation: the two can be traded-off depending on
the application.
Another factor in reducing gain variation is the thickness of
the passivation between gate field plate and the barrier layer.
The voltage of transition to the CGD plateau is determined
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Fig. 17. Measured gain (dotted lines) and power added efficiency (solid lines)
versus output power characteristics of two GaN HEMTs for different supply
voltages with the same fundamental load impedance of Z2 =265+j*84 Ω: (a)
original field plate configuration, corresponding to the orange curve in Fig. 16
and (b) reduced length of the gate field plate, corresponding to the the green
curve in Fig. 16.
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Fig. 18. Measured RF/dc dispersion versus supply voltage for the original
field plate configuration and an device with a reduced gate field plate
by the pinch-off voltage at which the channel under the field
plate is depleted. By reducing the thickness of passivation
under the field plate and hence the pinch-off voltage, the
voltage at which CGD starts to increase can be moved to a
lower supply voltage albeit the penalty of larger CGD in the
plateau as shown in Fig. 19. This demonstrates a practical
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Fig. 19. TCAD simulation showing the behaviour of CGD for a constant gate
field plate configuration and different SiNx passivation thicknesses between
field plate and barrier versus supply voltage at VGS = -5 V
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approach where modifying the passivation thickness can be
used to move the CGD plateau towards lower supply voltages
to reduce the impact on ET PA performance.
VI. CONCLUSION
Supply voltage dependent gain variation has been discussed
and analysed in terms of characterisation, prevalence in lit-
erature and impact on ET PAs. The difficulty in comparing
gain variation of different devices is addressed by introducing
guidelines that allows robust and meaningful comparison and
characterisation of the gain variation of GaN HEMTs. The
discussion has also established that gain variation is an issue
for linearity, linearisability and shaping functions in ET PAs
and that, while being a wide spread phenomena, it is not an
inherent characteristic of GaN HEMTs. Using small-signal
measurements to extract and fit the parameters of an extended
model incorporating both gate and source field plates, the
origin of the small-signal gain variation has been identified
to be mainly the result of the variation of the gate-drain
capacitance CGD with supply voltage due to the presence of
gate field plates. Different approaches to reducing the impact
of the supply voltage dependent gain variation have been
proposed and one of them has been verified. This shows that
while gain variation is an issue in many GaN HEMTs on
the market, it can be addressed with at device level, allowing
devices to be optimised for use within ET PA architectures.
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